EERA-DNN: An energy-efficient reconfigurable architecture for DNNs with hybrid bit-width and logarithmic multiplier
نویسندگان
چکیده
منابع مشابه
An efficient reconfigurable multiplier architecture for Galois field GF(2m)
This paper describes an efficient architecture of a reconfigurable bit-serial polynomial basis multiplier for Galois field GFð2mÞ; where 1 , m # M: The value m; of the irreducible polynomial degree, can be changed and so, can be configured and programmed. The value of M determines the maximum size that the multiplier can support. The advantages of the proposed architecture are (i) the high orde...
متن کاملAn Efficient Constant Multiplier Architecture for Reconfigurable Fir Filter Synthesis
This paper proposes a reconfigurable finite impulse response (FIR) filter using constant multiplier algorithm with applying pipeline technique. To design a high performance Reconfigurable fir filter, according to the proposed constant multiplier algorithm with Retiming pipelining method has been applied in co-efficient generator block. This method capable of reducing the switching activity of c...
متن کاملSynthesis of Low-Power Area Efficient Constant Multiplier Architecture for Reconfigurable Fir Filter Using Hybrid Form
Accepted 28 January 2016 Available online 10 February 2016
متن کاملAn Area-Efficient Bit-Serial Integer Multiplier
This paper presents the design of a new multiplier architecture for normal integer multiplication of positive and negative numbers. It has been developed to increase the performance of algorithms for cryptographic and signal processing applications on implementations of the Instruction Systolic Array (ISA) parallel computer model [6,7]. The multiplier operates least significant bit (LSB)-first....
متن کاملAn iterative logarithmic multiplier
The paper presents a new multiplier enabling achievement of an arbitrary accuracy. It follows the same idea of number representation as the Mitchell’s algorithm, but does not use logarithm approximation. The proposed iterative algorithm is simple and efficient and its error percentage is as small as required. As its hardware solution involves adders and shifters, it is not gate and power consum...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2018
ISSN: 1349-2543
DOI: 10.1587/elex.15.20180212